| 01:24.45 | *** join/#brlcad cad972 (n=43af7683@bz.bzflag.bz) |
| 02:07.08 | *** join/#brlcad dujavi (n=zedi@71-10-74-157.dhcp.dlth.mn.charter.com) |
| 03:17.56 | Twingy | o.O |
| 03:35.06 | *** join/#brlcad PKMOBILE (n=Apathy@pcp0011645240pcs.aberdn01.md.comcast.net) |
| 04:06.11 | *** join/#brlcad Semhirage (i=semhirag@unaffiliated/semhirage) |
| 05:04.36 | *** join/#brlcad cad032 (n=410d1df7@bz.bzflag.bz) |
| 05:05.17 | cad032 | Do any utilites exist for importing gerber files into brlcad? |
| 05:09.43 | *** join/#brlcad cad032 (n=410d1df7@bz.bzflag.bz) |
| 05:51.21 | PKMOBILE | IRC Rule #1 - Patience |
| 05:51.52 | PKMOBILE | sleepy time!! |
| 09:50.41 | *** join/#brlcad Erroneous (n=DTRemena@DHCP-170-143.caltech.edu) |
| 09:56.05 | *** join/#brlcad Erroneous_ (n=DTRemena@DHCP-170-143.caltech.edu) |
| 17:21.31 | brlcad | what the heck is a gerber file? |
| 17:21.33 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/m4/compiler.m4: separate out the compiler, linker, and preprocessor checks into proper macros: BC_COMPILER_AND_LINKER_RECOGNIZES, BC_COMPILER_RECOGNIZES, BC_LINKER_RECOGNIZES, BC_PREPROCESSOR_RECOGNIZES |
| 18:01.27 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/m4/stage.m4: add macros BC_BOLD and BC_UNBOLD to set/unset the output emphasis. also add BC_CONFIGURE_STAGE macro that reports a line for each section of configure checks (using the bold/unbold) |
| 18:13.53 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/m4/Makefile.am: add compiler.m4 and stage.m4 |
| 18:14.40 | archivist_3 | pcb laser plotting file |
| 18:15.55 | archivist_3 | very much a 2d thing |
| 18:16.44 | archivist_3 | supports layers eg top traces solder mask etc |
| 18:18.22 | archivist_3 | though the hole sizes are a bit crude |
| 18:20.06 | archivist_3 | the lines are drawn with shapes/flashes |
| 18:28.52 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/Makefile.am: remove the test for $prefix/etc as we do not have/use one |
| 18:30.54 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libbu/magic.c: comment about including stuff from libfb is a lib dependency (comment) |
| 18:31.55 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libbu/color.c: don't include the fb.h header, that's in a different library. provide local color defines for red/grn/blu, etc. |
| 18:33.57 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/doc/html/manuals/ (Makefile.am ReleaseNotes/Makefile.am): remove the empty ReleaseNotes directory |
| 18:47.05 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/configure.ac: |
| 18:47.05 | CIA-5 | BRL-CAD: massive changes, conversion over to new macros for the compiler/linker tests. |
| 18:47.05 | CIA-5 | BRL-CAD: identify each section of the configure file using the configure stage macro that |
| 18:47.05 | CIA-5 | BRL-CAD: provides bolding the output for the various stages. change the check for java |
| 18:47.05 | CIA-5 | BRL-CAD: to be enabled by default. fix the high-optimization conflict with profiling |
| 18:47.05 | CIA-5 | BRL-CAD: (cannot omit frame pointer). rework the java tests some. add a YFLAGS for -d |
| 18:49.36 | *** join/#brlcad phenotic (n=tegtmeye@pool-70-22-33-7.balt.east.verizon.net) |
| 18:52.24 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/mged/ (16 files): |
| 18:52.24 | CIA-5 | BRL-CAD: rework tkwin into cmd.c and profide the DM_X and DM_OGL defines to the build. |
| 18:52.24 | CIA-5 | BRL-CAD: probably fixes a bug or two of some sort on the display manager. also migrate |
| 18:52.25 | CIA-5 | BRL-CAD: the tolerance vars together along with other ws and header cleanup |
| 18:54.48 | brlcad | heya phenotic :) |
| 18:55.53 | phenotic | Yo, tell Twingy adrt sucks:) |
| 18:56.05 | brlcad | hehe |
| 18:58.42 | phenotic | Twingy, where is your working bench the new file format? |
| 18:59.06 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libdm/ (dm-ogl.c dm-X.c): wrap the file contents in its DM_* symbol so that it can be compiled regardless of it being available |
| 19:07.18 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libdm/dm_obj.c: header cleanup, might as well use libfb's interface file for the extern declarations and be specific about the dependency |
| 19:12.00 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libdm/Makefile.am: profile the DM_X and DM_OGL flags here instead of automatically on in configure. should be autodetecting better now |
| 19:14.52 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/if_ab.c: remove the shadowing floor define, just use the math floor() instead |
| 19:16.28 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/fblocal.h: don't need machine.h |
| 19:17.02 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/fb_obj.c: ws |
| 19:28.22 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/fb_generic.c: the interfaces are now all declared in include/fbio.h for all to use |
| 19:31.27 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/Makefile.am: rename the interface symbols to IF_ |
| 19:34.08 | CIA-5 | BRL-CAD: 03brlcad * 10brlcad/src/libfb/ (if_X.c if_X24.c if_ogl.c): wrap the interface headers in their respective IF_ defines so that they'll compile regardless of being available |
| 19:43.13 | *** join/#brlcad cad321 (n=43af7683@bz.bzflag.bz) |
| 20:19.04 | *** join/#brlcad phenotic (n=tegtmeye@pool-70-22-33-7.balt.east.verizon.net) |
| 20:35.41 | *** join/#brlcad silvap_ (n=prasad@pool-141-157-70-86.balt.east.verizon.net) |
| 20:53.23 | *** join/#brlcad silvap__ (n=prasad@pool-70-16-3-5.balt.east.verizon.net) |
| 22:39.37 | *** join/#brlcad rfilippus (n=script@200.146.83.157.adsl.gvt.net.br) |
| 22:39.45 | *** part/#brlcad rfilippus (n=script@200.146.83.157.adsl.gvt.net.br) |