| 00:40.40 | *** join/#edev davidc__ (n=davidc__@S01060002b360aacd.vc.shawcable.net) |
| 01:18.07 | *** join/#edev flo_lap (n=fuchs@f049064247.adsl.alicedsl.de) |
| 02:11.06 | *** join/#edev natdefreitas (n=nathan@cpe-74-64-55-227.nyc.res.rr.com) |
| 02:13.31 | *** join/#edev natdefreitas_ (n=nathan@cpe-74-64-55-227.nyc.res.rr.com) |
| 02:20.12 | *** join/#edev natdefreitas__ (n=nathan@cpe-74-64-55-227.nyc.res.rr.com) |
| 02:23.47 | *** join/#edev natdefreitas___ (n=nathan@user-387hj96.cable.mindspring.com) |
| 05:06.36 | *** join/#edev cmw_ (n=jlika@static-173-68-151-26.nycmny.fios.verizon.net) |
| 05:27.41 | *** join/#edev lester (n=lester@pool-98-118-244-23.clppva.fios.verizon.net) |
| 06:12.21 | *** join/#edev keesj (n=keesj@ip49-193-210-87.adsl2.static.versatel.nl) |
| 07:11.30 | *** join/#edev mne (n=mne@unaffiliated/mne) |
| 07:24.22 | *** join/#edev Christos_N (n=Christos@ppp-94-66-54-74.home.otenet.gr) |
| 08:29.04 | *** join/#edev lyakh (n=lyakh@p57BD1080.dip0.t-ipconnect.de) |
| 09:04.14 | *** join/#edev lyakh (n=lyakh@p57BD1080.dip0.t-ipconnect.de) |
| 10:01.49 | *** join/#edev pirho (i=pirho@gateway/gpg-tor/key-0x2CEEC9CB) |
| 11:55.40 | *** join/#edev g1powermac (n=g1powerm@cpe-76-177-147-36.natcky.res.rr.com) |
| 12:03.35 | *** join/#edev Omegamoon (n=egoe@demolitionman.xs4all.nl) |
| 13:16.17 | *** join/#edev GPSFan (n=kenm@64.92.145.112) |
| 13:16.17 | *** mode/#edev [+o GPSFan] by ChanServ |
| 13:21.02 | *** join/#edev orges (n=yet@88.251.254.198) |
| 14:06.43 | *** join/#edev miknix (n=miknix@81.193.82.203) |
| 14:07.32 | *** join/#edev miknix (n=miknix@81.193.82.203) |
| 14:27.16 | chouimat | morning |
| 14:48.22 | *** join/#edev miknix (n=miknix@81.193.82.203) |
| 15:17.24 | *** join/#edev dijenerate (n=dijenera@64.210.44.91) |
| 15:19.28 | *** join/#edev Christos_N (n=Christos@ppp-94-66-46-5.home.otenet.gr) |
| 16:26.22 | prpplague | cmw: greetings, any progress? |
| 16:57.29 | *** join/#edev lyakh (n=lyakh@p57BD1080.dip0.t-ipconnect.de) |
| 17:04.55 | chouimat | prpplague: hi |
| 17:35.35 | *** join/#edev natdefreitas (n=nathan@cpe-74-64-55-227.nyc.res.rr.com) |
| 17:41.44 | *** join/#edev JoeLlama (n=snork@206.169.63.10) |
| 17:50.10 | cmw | prpplague: yep |
| 17:50.18 | *** join/#edev natdefreitas (n=nathan@cpe-74-64-55-227.nyc.res.rr.com) |
| 18:13.29 | prpplague | cmw: gonna share? |
| 18:18.45 | ds2 | arrgggg |
| 18:19.22 | ds2 | problems of living out here.... went to look for a peek yesterday... zilch |
| 18:19.36 | ds2 | found brochures but no units |
| 18:30.13 | prpplague | ds2: all the targets sold out? |
| 18:30.32 | ds2 | prpplague: I'll go hunting again today |
| 18:30.57 | ds2 | I had the same issues with the juicebox |
| 18:31.11 | *** join/#edev Christos_N (n=Christos@ppp-94-66-46-5.home.otenet.gr) |
| 18:31.29 | ds2 | and the eink esquire cover...this area just sucks for those things. too much competition |
| 18:31.42 | prpplague | ds2: target has online checking of store stock |
| 18:32.28 | ds2 | that didn't work well the last timed I tried it (was looking for a sleeping bag; think online and and what call to the store said disagreed) |
| 18:32.38 | ds2 | but I'll try it anyways\ |
| 18:33.20 | prpplague | ds2: interesting, i find it very accurate |
| 18:35.07 | ds2 | prpplague: I got different results this time... last time I think everyone said limited availability but no one had them |
| 18:37.47 | prpplague | ds2: yea the "limited availability" is when they have less than 3 in stock |
| 18:38.24 | prpplague | ds2: iirc the target database is update every night, so the if you have less than 3, they have no way of knowing if there were sold that day |
| 18:38.38 | ds2 | I see. wish they printed a number and gave realtime inventory.... |
| 18:38.38 | prpplague | ds2: don't ask how i know about target infrastructure |
| 18:38.51 | ds2 | there are questions I don't ask ;) |
| 18:39.31 | ds2 | btw, does angstrom support prelinking? |
| 18:40.27 | ds2 | blah |
| 18:40.46 | ds2 | nix that... wrong channel about the prelink |
| 18:55.26 | cmw | ds2: yeah limited avaliability == none |
| 18:55.41 | cmw | prpplague: ya of course i share.. you have IDA? |
| 18:58.02 | cmw | brb going to target |
| 19:14.57 | *** join/#edev brolin (n=brolin@186.81.90.3) |
| 19:27.41 | *** join/#edev mne (n=mne@unaffiliated/mne) |
| 19:53.30 | *** join/#edev orges (n=yet@88.251.254.198) |
| 20:42.05 | Madsy | On my ARM device I have two CPUs which share the same memory bus. Can they both have cache and write buffers enabled on the same memory region? Is that defined? |
| 20:42.16 | Madsy | With proper memory barriers in place, of course. |
| 20:45.45 | *** join/#edev sesters (n=sesters@76-191-131-184.dsl.static.sonic.net) |
| 21:03.43 | *** part/#edev sesters (n=sesters@76-191-131-184.dsl.static.sonic.net) |
| 21:13.28 | MonMotha | Madsy: I don't know much about the details of SMP ARM. I know Linux has some support, though. Are you running Linux? |
| 21:14.30 | Madsy | Yes, but Linux only knows about the ARM920T, which has an MMU |
| 21:14.45 | Madsy | The ARM940T only has an MPU, so Linux is unaware of it. |
| 21:15.23 | Madsy | Right now, I do communication with shared memory, where the memory region is uncached and unbuffered. |
| 21:16.38 | MonMotha | ah |
| 21:16.43 | Madsy | I can enable the cache and write buffering on the ARM940T. That's easy. But it's more work on the ARM920T because Linux is in the way. Which is why I ask. |
| 21:17.08 | MonMotha | yeah, you've pretty well gotten beyond my knowledge of those specifics |
| 21:17.18 | Madsy | If they can't cache the same memory region, I saved myself from writing a kernel module |
| 21:17.23 | MonMotha | I just haven't had a project involving that sort of thing |
| 21:17.43 | MonMotha | I'd think it would work as long as you have mechanisms in place to prevent them from caching stuff that the other might modify |
| 21:18.16 | MonMotha | so if you have a read-only segment, they can both cache (so long as they instruct the other to flush when one writes, if ever). R/W segments would of course have to be non-cached unless there's some sort of mechanism to sync the caches back up |
| 21:18.36 | MonMotha | or at least make sure that the cache is invalidated upon write |
| 21:18.47 | MonMotha | some archs support that with hardware assistance. I don't know about ARM |
| 21:18.52 | MonMotha | SMP ARM systems are somewhat of a novelty still |
| 21:20.28 | Madsy | Yeah, I mentioned memory barriers. |
| 21:20.52 | Madsy | Which in this case is a cache flush/clean before reading/writing. |
| 21:21.12 | MonMotha | yeah. in principle, that seems to work, but I'm not familiar enough with the specifics to know of any gotchas |
| 21:38.29 | chouimat | the only MP arm system I played with was a marvell discovery duo (mv78x00 iirc) board and this thing is not smp :( |
| 21:46.57 | *** join/#edev natdefreitas (n=nathan@user-387hj96.cable.mindspring.com) |
| 22:01.27 | *** join/#edev miknix (n=miknix@gentoo/developer/miknix) |
| 22:56.18 | Mirell | Hmm.. |
| 22:56.24 | Mirell | Mornin' |